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We describe important considerations to create top-down fabricated planar quan-
tum dots in silicon, often not discussed in detail in literature. The subtle interplay
between intrinsic material properties, interfaces and fabrication processes plays a cru-
cial role in the formation of electrostatically defined quantum dots. Processes such
as oxidation, physical vapor deposition and atomic-layer deposition must be tailored
in order to prevent unwanted side effects such as defects, disorder and dewetting. In
two directly related manuscripts written in parallel we use techniques described in
this work to create depletion-mode quantum dots in intrinsic silicon, and low-disorder
silicon quantum dots defined with palladium gates. While we discuss three different
planar gate structures, the general principles also apply to 0D and 1D systems, such
as self-assembled islands and nanowires.
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Dealing with the fragility of the quantum coherent state is one of the key issues on the road
to meet the limits posited by quantum computation schemes1. It is the coupling of quan-
tum states to states in an unknown environment which is the driver for decoherence. The
properties of the environment therefore dictate the performance of a quantum bit (qubit).
Creating qubits in the solid state means that the environment consists of many different
materials and structures used in device construction. Quantum dots have been created by
confining carriers in e.g. AlGaAs/GaAs2 or Si/SiGe heterostructures3, to dopant atoms in
a host material, in SiGe nanohuts4, Si and Si/Ge nanowires5,6, etched mesas on silicon-on-
insulator7, and planar MOS structures8. The intrinsic properties of these (material) systems
give rise to interactions detrimental to qubit creation and readout.
The hyperfine interaction of nuclear spins in the host material and the qubit is one such
effect. The non-zero-spin isotopes in a material create a nuclear-spin-bath and cause de-
coherence of the quantum state. This is the motivation for the use of isotopically purified
silicon as a host material for spin qubits9,10. The purified silicon, now containing predomi-
nantly 28Si, results in a zero-nuclear-spin isotope system, and eliminates the fluctuations in
the spin bath, which are detrimental.
Field noise, such as charge- and spin-noise11 can also influence the lifetime of the quantum
state. One strategy to deal with these fluctuations is to tune the quantum dots to certain
regimes in phase space where the energy levels of interest are insensitive to these fields. This
can happen in the clock transition of Bi dopants in Si12, by dressing qubits and tuning them
appropriately13, or for hybrid quantum dots. 14 Another effect that can influence quantum
states are fluctuations in the electrochemical potential at longer timescales. These have been
shown to occur due to charge offsets fluctuating over time in glassy media and their intrinsic
two-level systems (TLS).15,16
Finally, unintentional quantum dots, charge traps, or charge defects can influence a de-
sired quantum state. This class of effects can manifest when the scale of the wave function of
the charge carriers involved is equal to the scale of (unintended) features or variations in the
structure. In silicon, the electrons have a larger transverse effective mass (m∗t = 0.19m0) as
compared to e.g. the electrons in GaAs (m∗ = 0.067m0). The electrons in silicon therefore
have a smaller wave packet. Smaller features in the structure or atomic scale defects can
thus play a more significant role.
The definition and the quality of the quantum state is not only determined by the host
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material in which the quantum state mostly resides. The entire heterostructure interacts
with the quantum state through various effects. Therefore, great care must be taken in the
creation of the heterostructure and materials, in order to realize an ideal quantum dot.
We focus here exclusively on considerations as they pertain to quantum computation in a
planar silicon quantum dot structure, but the mechanisms found do not exclusively pertain
to this particular device type. Many of the identified issues come about during fabrication or
find their origin in fundamental material properties and are thus applicable over a wide range
of structures made in the solid state. Also, this article is strictly limited to planar quantum
dots fabricated for electron transport experiments and does not cover quantum dots made for
optical spectroscopy measurements. Optical spectroscopy on quantum dots and ensembles
of dopants is a very active field; see, for example, the recent work by Greenland et al. 17 ,
Steger et al. 18 , Dohnalova´, Gregorkiewicz, and Ku˚sova´ 19 , and references therein. Other
quantum dot systems, such as ensembles of quantum dots, dopants, or colloidal quantum
dots are beyond the scope of this article.
This article has the intention to provide a foothold for entrants in the field (e.g. starting
graduate students) and elucidate mechanisms that need to be taken into account when
designing and fabricating these devices in the solid state. It can be read back to front, and
may also serve well to be read in an encyclopedic manner.
Criteria for carrier confinement of good quality in planar quantum dots are e.g. charge
stability, long spin lifetimes, and the absence of unintentional quantum dots. Based on these
aspects we will look at the heterostructure and its fabrication, and work out which effects
are of importance.
To this end, we will first introduce the planar heterostructure, as a means of effecting
quantum dots electrostatically in a semiconductor. We will then introduce the three het-
erostructures used in this work, based on the planar heterostructure. Then we will briefly
discuss relevant layer growth techniques and heterostructure creation in general. Next, we
will review the Si planar quantum dot heterostructure in its entirety, and identify key points
in the heterostructure where effects might occur which are deleterious to quantum dot qual-
ity. Finally, we will take an in-depth look at the role of annealing and hydrogen in these
heterostructures. In two directly related manuscripts written and submitted at the same
time we use recipes from this cookbook to create depletion-mode quantum dots in intrinsic
silicon20, and low-disorder silicon quantum dots defined with palladium gates21.
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I. THE ELECTROSTATICALLY DEFINED
QUANTUM DOT HETEROSTRUCTURE
The general working principle of the planar quantum dot heterostructure closely resem-
bles that of a MOSFET – in that the band structure of the semiconductor is manipulated
electrostatically by local gate electrodes, which are separated electrically from the silicon
underneath by an isolating layer. The electrodes control the flow of carriers in the device and
shape the potential profile required for quantum dot formation. The lateral configuration
of the electrodes determines the region where the potential can be manipulated, while the
voltage applied to individual gate electrodes creates the electric field that can control the
height of the potential. When the voltage applied to the gate electrodes is sufficient, the
conduction band (CB) or valence band (VB) is pulled above or below the Fermi level so that
states become available for transport, confining the carriers to a 2D carrier gas.
In order to measure conductance through the device, source and drain regions are created
by doping and ohmic contacting. Implantation regions form source and drain reservoirs and
can be ohmically contacted to measure conductance through the device. Figure 1 shows the
ideal case of the resulting potential in the heterostructure profile, being two tunnel barriers
and a quantum dot in the middle, for the applied voltages on the gate electrodes.
A. Fabrication strategy
All devices in this work are made using the same fabrication strategy: first, the “big”
structures, down to approximately 2 micron resolution, are defined at wafer scale using
photolithography. This entails the oxidation of Si to form SiO2, the formation of the im-
plantation regions for the source and drain contacts, creation of the (high-quality) oxide, and
the metallization of the electrodes which can be contacted later for measurement. Figure 1c
shows the top view of the structures created in this process. Then, the smaller structures
can be defined. Electron-beam lithography (EBL), followed by evaporation and lift-off is
used to define the sub-micron gate electrodes. The device usually consists of more than one
layer of electrodes, and therefore an insulating layer is needed for electrical separation of
electrode layers. Dividing the fabrication process in two steps at different scale allows for
rapid iteration of device configurations, which are otherwise limited by the speed at which
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the definition of gate electrodes with EBL takes place.
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FIG. 1. Planar quantum dot heterostructure. (a) a cross-sectional view for an n-type implantation
with the desired potential profile of a quantum dot for electrons. (b) a top-view. (c) Chip design
at mesoscale with a design area of 2× 2 mm2, showing the implantation regions in red and green
for holes and electrons, respectively, ohmic contacts in dark grey and the gate architecture in light
grey. The center of the device area (dark blue) is comprised of high-quality oxide (approximately
70× 30 µm2).
B. The ambipolar concept
The behavior of charge carriers in the valence and conduction-band is different, and both
charge carriers have different properties. As an example, in bulk and at band-minimum,
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the longitudinal and transverse effective masses for transport of electrons are reported as
m∗e,l = 0.98m0, m
∗
e,t = 0.19m0, while for holes the effective masses are m
∗
hh = 0.49m0,
mlh = 0.16m0
22, respectively, with m0 the rest mass of the electron. Furthermore, the spin-
orbit coupling for holes in Si is higher than for their counterparts in the conduction band,
since the orbital angular momentum is non-zero. The criteria for quantum dot formation
therefore also differ.
To explore this, ambipolar devices can be created where both holes and electrons can be
used as charge carriers.2,23–27 The planar quantum dot design is easily modified to create
p- and n-type implantation regions at either end of the device. Which carrier is used to
transport charge is controlled by gating the intrinsic silicon (Figure 2a). A negative potential
on the gate will pull the VB above the Fermi level, making hole states available for transport.
Conversely, applying a positive potential on the gate will push the CB below the Fermi level
and make electron states available for transport. We call these modes of operation the hole
and electron operation regime (Figure 2b). The ability to transport either electrons or holes
in the same crystalline environment allows for the probing of states close to either the CB
or VB of the semiconductor, while discounting fabricational variations that would otherwise
exist when measuring these effects from one device to the next.
C. Heterostructure variations
In this work, we will encounter three variations on the basic heterostructure discussed
in section I. The different designs attempt to address several issues, which we will discuss
later.
All heterostructures use SiO2 as the first insulating layer. The first heterostructure (H1)
uses Al as the material for gate electrodes, based on the recipe introduced by Angus et al.28
and can be seen in Figure 3(H1). Aluminum has the advantage that an insulating layer is
easily created between the electrodes by thermal oxidation. In the second heterostructure
(H2), a 5 nm layer of Al2O3 grown at 250
◦C is added between the Al and the SiO2, and a
capping layer of Al2O3 (not shown) is finally grown at 100
◦C. The third heterostructure
(H3) substitutes the Al for Pd as the gate-electrode material, and maintains the inter- and
capping-layer of Al2O3.
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FIG. 2. The ambipolar device concept. (a) the two modes of operation of the ambipolar device.
By applying a negative voltage holes can flow from the source and drain implantation region.
A positive voltage allows electrons to be used as charge carriers. (b) Schematic overview of the
bandgap of silicon, including possible states in the bandgap. Not shown here is the indirect nature
of the bandgap. The range of operation of the ambipolar device is apparent, allowing probing
of states close to the valence band or conduction band, depending on the operation mode of the
device.
Al
2
O
3
(2)
Al
2
O
3
(1)
Al
Al
AlAl
SiO2
Si
SiO2
Al
2
O
3
(2)
Al
2
O
3
(1)
Pd
Pd
(H1) (H2) (H3)
FIG. 3. Three heterostructures with (H1) the Al-gate standard architecture (H2) the architecture
including additional, separately grown, Al2O3 layers (1),(2) and (H3) the architecture using pal-
ladium as a gate electrode material. The source and drain implanted regions have been omitted
here.
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II. LAYER SYNTHESIS TECHNIQUES
For a well-defined electrochemical potential profile, it is essential to control the properties
of the materials constituting a heterostructure. Here we will briefly touch on some aspects
of these techniques, which we will relate in section III to how they might influence QD
formation.
A. Physical vapor deposition
There are several methods of physical vapor deposition in common use today.
Firstly, thermal evaporation utilizes resistive heating of a crucible (typically made from
W or Mo) filled with the material to be evaporated. For evaporation of metals, there are
a few parameters of note. First, the rate of evaporation, controlled primarily by temper-
ature, determines the grain size of the thin film. The difference in temperature between
the evaporated material and the substrate determines the grain size of the polycrystalline
film. The second aspect is the purity of the evaporated material. Since the evaporated
material is situated in a thermally heated crucible, there is the possibility of contamination
from the crucible material. For deposition pressures of 1× 10−6 < pdep < 1× 10−2 Torr the
evaporated material can be considered to be in the ballistic regime.29
The second common technique, electron-beam evaporation, has several advantages in
contrast to thermal evaporation, in that there is less danger of contamination by the cru-
cible. Because for most materials the e-beam heats the sample locally, a small puddle is
formed inside the target material. This puddle is thus only in contact with the same con-
stituent material. Putting e-beam evaporation at a disadvantage however, is that X-rays
are generated in the impact of the high-energy electrons with the target material. Possible
damage to the substrate is therefore a concern. Grain size in this system is also controlled
by the substrate temperature. Exploiting this, it has been shown for Al that cooling of the
substrate can greatly improve the grain size of the thin film.30 For typical evaporation rates
of around 1-5 A˚/s grain sizes of 15-40 nm have been reported for Pd31, while for Al the grain
sizes vary from 20-40 nm for the same range of rates32.
Thirdly, atomic layer deposition (ALD) is a technique independently discovered in the
60s in the Soviet Union and in the 70s in Finland33. It makes possible the controlled
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layer-by-layer growth of oxides, metals, fluorides, nitrides, sulfides, carbides, etc. ALD is a
self-limiting process and is a subset of chemical vapor deposition. Its main advantages are
the low temperatures at which the process can be used, precise control over film thickness,
and conformal coverage of the resulting film. In this work ALD is used for the growth of
Al2O3.
In general two precursor gases are used, which react in two separate steps as described
in reaction equations 1, 2.
Al(CH3)3(g)+SiOH(s) SiOAl(CH3)2(s) +CH4(g) (1)
2H2O(g)+SiOAl(CH3)2(s) SiOAl(OH)2(s) +2CH4(g) (2)
The simplified reaction equations as given in equation 2 bely some more complicated
reactions that can take place, as the use of H2O as a precursor gas has been shown to create
hydrogen as a reaction by-product in the ALD-cycle.34 This causes ALD-grown Al2O3 to
have hydrogen content at 2-3 at.%. Experiments with deuterated water as a precursor show
deuterium diffusing from the Al2O3 film toward the Si interface at annealing temperatures
of 400 ◦C, where dangling bonds are passivated and lead to a lower density of interface states
Dit.
The growth temperature of the Al2O3 determines the density of the oxide. The hydrogen
content will be shown to have an important consequence later on in section IV.
B. SiO2 growth
The growth of SiO2 can be accomplished by simply introducing an oxidant to silicon at
high temperature. The oxidant diffuses through the silicon and oxidizes the silicon from the
top up to the desired depth.
Wet oxidation is generally used to create thick, but qualitatively poor, oxides at a rate
of 400 nm/h at 1000 ◦C and takes place by introducing H2O as the oxidant. Dry oxidation
occurs in O2-containing ambient and oxidizes the silicon at rates far slower than for wet
oxidation (< 100 nm/hr). The latter process yields a denser oxide with fewer defects and
higher breakthrough voltages.
Oxygen, introduced at high temperature, will oxidize the top layer of the silicon first. The
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newly created oxide takes up more volume than was occupied by silicon before oxidation.
This decrease in density allows more oxygen to penetrate deeper into the silicon, and oxidizes
at the newly formed Si/SiO2 interface. The process continues and the Si/SiO2 oxidation front
progresses further down into the substrate. Because of the increase in volume, taking place
at 900 ◦C, the silicon lattice will be uniformly stressed by the SiO2.35
The Deal-Grove model describes the oxidation reaction as occurring at the Si/SiO2 ox-
idation front. It describes the diffusion of the oxidant through the already formed oxide
in terms of concentration differences, for which the model assumes steady-state conditions.
Discrepancies of the Deal-Grove model for thin oxides have led to new insights and it has
been shown that a more complete model involving Si emission from the surface describes
thin oxides better.36,37 The quality of the oxide can be further improved by the addition of
chlorine-containing gas during oxidation. The reduction of atomic silicon emission from the
silicon by the chlorine is most likely responsible for this.38
It is important to note that the oxidation process is not isotropic. Should thermal oxida-
tion start at a surface that is made atomically flat; that flatness would not propagate to the
Si/SiO2 interface under normal conditions. Furthermore the conditions for oxidation lead
to a wide array of interface morphologies39–41. One possible solution for this might be a new
technique using a microwave-excited high-density plasma with low electron temperature42,43.
The free radicals created in this process have been shown to lead to a more abrupt Si/SiO2
interface and to preserve the atomically flat nature of as-prepared wafers.44 The nature of
this interface has not been fully explored yet, save for theoretical studies that suggest a
phase of atomically flat, and stable SiO2 can exist.
45
III. DEFECTS IN QUANTUM DOT HETEROSTRUCTURES
As mentioned previously, the fragile nature of quantum states means that many effects
which do not affect mesoscopic devices, play a big role in nanodevices.
We identify roughly three categories for heterostructures. These categories will serve as
rough guides to determine where effects occur in heterostructures, which in turn might influ-
ence design considerations. The first category consists of the inherent material properties of
the constituents of the heterostructure. These are mainly determined by the initial growth
process, but can also be influenced during processing. The second category concerns inter-
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faces, which can manifest a-priori unexpected phenomena. This is a broad and active area
of research unto itself which has garnered interest due to its fundamental physical concepts
involving e.g. the breaking of symmetries.
The third are morphological effects. We can think e.g. of the morphology of the gate
layout intended to form intentional quantum dots. However, there are many more unforeseen
morphological effects which can occur and must be considered.
We will look at these categories, guided by the three main heterostructures used in this
work, as introduced in section I C.
A. Materials
We will start by examining the basic building blocks of heterostructures, their materials.
It is the intrinsic material properties of silicon that make it a highly valued candidate for
quantum computing. Let us briefly review what material properties influence the formation
of our quantum dots.
1. High-quality oxide
The creation of an inversion layer in silicon requires the application of a voltage to elec-
trodes typically separated from the silicon by only a few tens of nanometers of oxide. The
electric fields over this short distance are thus large, and on the order of MV/cm. The oxide
should be able to withstand these high voltages and avoid pinhole defects that occur when
reaching the so-called breakthrough voltage.
For all three heterostructures in this work, the process for creating a high-quality oxide is
the same. The addition of chlorine during growth improves our breakthrough voltage of the
oxide. Without it, significantly smaller breakthrough voltages were observed after dopant
activation in a rapid thermal annealing process (RTA).
2. Damage incurred by processing
However perfect the material grown during a process step, it is possible that high-energy
processes during further processing of the heterostructure cause damage. The thermal budget
is a common indicator used to signify the maximum allowed thermal load before a device
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will be too damaged. Process damage manifesting as an increase in defect density is also
known to occur when using electron-beam evaporation46. This is most likely caused by the
X-rays generated during the evaporation process. Another defect known to be generated by
high-energy radiation is the E′ defect in SiO247.
Thus far, little research has been done on the damage electron beam lithography can cause
in heterostructures. It is however reasonable to expect that the high-energy electrons (as
high as 100 keV) do interact with the materials in the heterostructure. It was shown recently
that shallow defects can result from exposure to EBL. The resultant degraded mobility could
be recovered to a great degree by annealing in forming gas (5% H2, 435
◦C) for 25 min.48
It is not a-priori clear if a high-energy beam or a low-energy beam would be preferable,
since scattering mechanisms in the entire heterostructure determine where the majority of
energy of the beam is absorbed. Several models for this type of problem, based on energy
deposition in (amorphous) solids have been suggested.49,50 Low-energy patterning (up to a
few keV) on thin layers of resist could alleviate this problem.
All heterostructures in this work have been exposed to EBL processes at energies of
typically 20 to 28 keV.
3. Dewetting
Dewetting is the breaking of continuity of an initially continuous film caused by differences
in free surface energy at liquid-liquid or solid-liquid interfaces. In our case the interface
consists of either Al/SiO2, Al/Al2O3 or Pd/Al2O3. At elevated temperatures thin films
of metal, while still below their melting point, can become mobile. Dewetting becomes
energetically favourable under the right circumstances: temperature, granularity of the film,
free surface energy at the Al/SiO2 and vacuum/Al interface. The process is illustrated in
Figure 4.
Figure 5a shows dewetting behavior as observed in one of our samples after annealing. The
left Al electrode, labeled (1) still has its as-deposited height of 36 nm. The right electrode
shows clear signs of dewetting. At (2) the height has increased from 36 nm as-deposited
to a maximum of roughly 90 nm. The material for this height increase has been moved
from (3) to (2). The areas Ai underneath curves taken at (1), (2), and (3) are normalized
to A1. We see that A2 + A3 ' 2A1, i.e the material “missing” from (3) has moved to (2),
12
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FIG. 4. Schematic cross-sectional overview of the dewetting progress. (a) The start of the dewetting
process, with the grains and grain boundaries in the film depicted as-deposited. (b) In the next
time-step, the grains have agglomerated and formed bigger domains, with the first gaps forming
due to surface tension. (c) A mass flux occurs as mass is transported as indicated by the arrows,
and the edge of the material retracts, widening the gap between the wetted regions. (d) The
process continues until an equilibrium is reached.
1.
2.
3.
(a) 2 μm (b)
FIG. 5. Dewetting behavior of pure aluminum on SiO2. (a) AFM image overview of a device after
annealing at 400 ◦C. (b) Height at the various linecuts in (a) and the areas underneath each curve
normalized to A1, the area under curve (1).
and thus the sum equals twice the original. At the interface region between (2) and (3)
the convex/concave shape is reminiscent of the classical meniscus in e.g. water, indicating
energy minimization caused by surface tension.51 This can also be observed on both sides of
the electrode at (3).
4. Properties of Al at elevated temperatures
At elevated temperature other effects concerning Al can arise. It has been reported
that AlOx hillocks are created when exposing Al on Al2O3 to a high temperature step of
600 ◦C52,53. The spiking of Al through 1.5 nm of SiO2 has also been reported for annealing
temperature of 300 ◦C.54 Furthermore, void formation by stress release of Al at temperatures
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of 300 to 500 ◦C has been reported.55
B. Interfaces
To fully characterize the heterostructure, the interfaces between the constituent materials
have to be considered. The physics of interfaces is a broad field with many interesting topics.
There are many examples where the discontinuity at the interface between two materials can
lead to interesting physics, such as Rashba-type spin-orbit coupling56, or a finite conductivity
at the interface between the two insulators LaAlO/SrTiO3
57.
The three heterostructures studied in this work have many interfaces, starting from the
Si/SiO2 to the metal/oxide interface. Naturally, the addition of an extra layer of material
also introduces an additional interface where effects might occur.
1. The Si/SiO2 interface
The first interface we will consider is the Si/SiO2 interface, where a transition from
crystalline Si to an amorphous matrix of SiO2 breaks continuity and translational symmetry.
At an atomic scale, the crystalline Si and amorphous SiO2 are incommensurable, save for
some theorized phases of SiO2 that would give an abrupt interface.
58
The Si/SiO2 interface has been extensively studied in the context of MOSFET technology.
The focus here has primarily been on defects. One of the most studied defects at this
interface is the paramagnetic Pb center
59–61 which is linked to surface charges, decreased
mobility, and the negative-bias temperature instability (NBTI) effect62,63. For quantum
computation, Pb centers have been used in coherent manipulation of spin-dependent charge-
carrier recombination of phosphorus donors64. Additionally, the coherence times of these
phosphorous donors have been shown to be adversely affected in proximity to Pb centers.
65
Defects at the interface have also been associated with random telegraph signals at low
temperatures and characterized by means of single-electron spin resonance66,67 and magnetic-
field dependent measurements68.
a. Pb centers, E
′ centers It is useful to categorize traps of influence at the Si/SiO2
oxide interface by distance to the interface. We can discern, in order of increasing distance,
interface traps, border traps, and oxide traps (Figure 6b). The two most prevalent defects
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are Pb centers, which is an interface trap, and E
′ centers, which are typically classified as
border traps or oxide traps.
The Pb center is in essence a Si atom with a dangling bond that has formed due to
the incommensurability of the crystalline Si and the amorphous SiO2. Two types of Pb
center can be further distinguished for Si (100). The Pb0 center is backbonded to two Si
atoms and one oxygen atom, while the Pb1 center is backbonded to three Si atoms. The
corresponding atomic configurations can be seen in Figure 6. For the Pb0 center, the density
of interface states Dit in the gap has been measured in capacitance-voltage (CV) and electron
paramagnetic resonance measurements (EPR) to be amphoteric in nature with its maxima
at 0.25 and 0.85 eV above the valence band69.
The second common defect is the E′ center. This defect in SiO2 is a binary structure: an
oxygen vacancy with unpaired Si spin on one side, O3 ––– Si and a stripped positively charged
+Si––– O3 on the other side. The E
′ center is a common occurrence in thermal oxide and is a
possible source of oxide fixed-charge.70 It is characterized as a border trap, situated farther
in the oxide than the Pb center.
The presence of these defects plays a significant part in the formation of quantum dots,
and can prevent quantum dot formation distorting the confinement potential and providing
additional levels for tunneling.71 Elimination of defects, such as the Pb center, is commonly
achieved through chemical passivation by introducing hydrogen in an annealing process.
This process reduces the dangling bond spatial density from order 1013 cm−2 to 1010 cm−2
and improves numerous parameters related to MOSFET-like transistor operation. It has
also been shown to improve parameters related to quantum dot formation28,72.
In order to create quantum dots reliably, it is thus necessary to perform this annealing
step. For the heterostructures H1-H3 used in this work, the following applies:
• For H1, there is no passivation/annealing step. Annealing using a standard forming
gas anneal of H2/N2 in this architecture was not possible due to dewetting, which
is described in detail in section III A 3. The lack of annealing leads to single-hole
tunneling through charge defects located underneath barriers in all cases71.
• Heterostructure H2 introduces ALD-grown Al2O3 layers. The covering Al2O3 layer al-
lows for annealing without dewetting, because it caps the entire structure and contains
hydrogen as described in section II. This process is shown to reduce charge defects to
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a substantial degree28,73.
• Heterostructure H3 should show no appreciable difference at the Si/SiO2 interface from
H2, since only the gate-electrode material has been altered. There is the outside chance
that the presence of Al improves annealing characteristics, in a process commonly
known as alnealing.
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SiSiSiSiSiSiSiSi
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FIG. 6. Defects at the Si(100)/SiO2 interface. (a) shows two types of defect at the Si/SiO2
interface, the Pb0 and Pb1 type dangling bond. (b) shows a categorization of defects based on their
location relative to the interface. Interface defects are located exactly at the interface between Si
and SiO2, border defects (such as the E
′ center) some distance away, and oxide defects are located
far away from the interface.
b. Atomically flat/rough silicon As discussed in section II B, the interface between
silicon and SiO2 is not expected to be atomically flat but rather have a finite roughness.
This is further exacerbated by the etching of silicon by BHF before high-quality oxide growth,
which is known to roughen the surface and leave Si{110} faceted nanoscale hillocks on the
Si surface.74 For all architectures in this work, this interface has been prepared in the same
manner, and is expected not to be atomically flat.
The roughness, with its characteristic length scale, causes the electrochemical potential
to fluctuate. If the length scale of the carrier wave function is comparable to the length scale
of the roughness, this could lead to effects such as Anderson localization, a strong decrease
in current in the device75, or unintentional spinflips76. Optimizing how abrupt the Si/SiO2
interface is, would be a good candidate for improvement of quantum dot properties. As a
means for spin-manipulation, the use of atomic steps has also been suggested.
Obtaining atomically flat silicon is possible by using using low-energy ion sputtering and
a subsequent temperature step at 700 ◦C.77 Another method shown to work is to anneal
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the Si in ultrapure argon at 900 ◦C44. The surface is heated by Ar bombardment and
recrystallizes in the lowest energy state. The key parameter in this process is the amount
of trace oxygen, which in other cases etches the silicon and induces roughness. Among the
reported improvements of this atomically flat Si have been the 1/f noise characteristics of
MOSFET structures.44 Chemical means have also been attempted by etching in aqueous
NH4F (40 %), although atomics steps were not observed.
74
2. The SiO2/Al2O3 interface - fixed charge in Al2O3
The negative fixed charge Qf in as-grown Al2O3 has been measured to be
78 1× 1011 cm−2.
Subsequent annealing of this thermally grown layer increasedQf to a maximum of 1× 1013 cm−2,
depending on the annealing temperature and ALD growth technique.
It has been proposed that the negative fixed charge is caused by a very thin interfacial
layer that is off-stoichiometric79 and can be controlled by growing a preceding layer of HfO2
before the growth of the Al2O3. Figure 7a shows schematically the location of the proposed
fixed charge Qf .
Samples without gate structures were grown with 5 nm 250 ◦C Al2O3 layer and another
layer of 5 nm grown at 100 ◦C, and annealed at 400 ◦C in H2. These samples showed hole
conduction on the order of RSD = 50 kΩ at T = 4 K. Would there be no fixed charge present,
at 4 K all the charge carriers in the intrinsic silicon are frozen out and no conduction would
be observed.
An interesting effect on the fixed charge was observed when exposing the samples to
ozone in a UV-ozone reactor. Figure 7b shows the behavior of the resistance of three devices
with no gate electrodes deposited and only had the layers of Al2O3 grown. This resistance is
shown as a function of cumulative time processed in an UV-ozone reactor. Startup transient
effects such as the heating up of the mercury lamp in this reactor have not been taken into
account. An initial increase of conduction was observed when processing the samples in a
UV-ozone reactor. This is proposed to be due to further population of the charge traps
by carriers excited over the band gap by the UV photons. After this initial decrease in
resistance it is seen that after approximately 10 minutes the resistance increases again. The
latter can be explained by the oxidative effect of the ozone, which fills the oxide vacancies
in the Al2O3.
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Recently we have used the fixed charge in the Al2O3 to realize depletion-mode quantum
dots in intrinsic silicon20.
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FIG. 7. Fixed charge in Al2O3. (a) Schematic drawing of fixed charge, located at the border of the
Al2O3/SiO2 interface. (b) Resistance of three samples as a function of time exposed in a UV-ozone
reactor. Values were obtained by measuring the current-voltage relations (T = 4 K) and extracting
the linear resistance. Inset is a detailed view of the behavior for small timescales
3. The SiO2/Metal or Al2O3/Metal interface
To create the oxide/metal interface, metal is deposited by thermal or e-beam evaporation
after lithography. In this process, the hot metal vapor is deposited on the colder substrate
and interacts with said substrate. Ideally, the metal bonds to the substrate and adheres well
enough to survive further process steps, such as lift-off. Should adhesion be a problem for
the materials involved, an intermediate adhesion layer of a different material can be grown.
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These sticking layers are generally made of small radius atoms, such as Ti.
Our MOS heterostructures are always dealing with metal/oxide interfaces. Before we
continue let us briefly consider the stability of phases in compounds consisting of more than
two constituent atoms. In our case we are dealing with the oxide and the metal. For the
SiO2/Al interface e.g. we are dealing with the three atomic species Si, Al, and O. Given
these three atomic species, the most stable compound is dictated by their Gibbs free energies.
The energies of the phases of various materials can be read out from an Ellingham diagram,
which tabulates the Gibbs free energy versus temperature.
Given the mixture of Si, Al, and O for H1 at the metal/oxide interface, and the Gibbs free
energies of the compounds SiO2 (∆G =−820 kJ mol−1 ) and Al2O3 (∆G = −1015 kJ mol−1)
at T = 200 ◦C, we expect that the most stable compound is the Al2O3. This implies that
at the interface the Al is reduced by O, which is consumed from the SiO2 layer, leaving
elemental Si and Al2O3.
To explore the interfaces, we will now evaluate all three heterostructures on the basis of
transmission electron microscopy (TEM) studies in Fig. 8b.
First, let us discuss H1, with its SiO2/Al interface, shown in Figure 8a. An oxide layer
can be seen surrounding the crystalline Al core. Given that the electrode has undergone the
standard oxidation in ambient at 150 ◦C for 10 minutes, the oxide layer is indeed expected.
However, would this step have been the only oxidation process, one would expect more oxide
formation at parts of the electrode exposed to ambient. The width of this interfacial layer
is also too broad to have originated purely from oxidation from the side. The thickness of
the interfacial Al2O3 layer is determined to be d ≈ 3 nm.
The interface layer extends beyond the imaginary line of the SiO2 plane. This indicates
that the Al has “eaten” into the SiO2 layer. Previous studies on the phase formed at this
interface have concluded that a mixture of α and γ phases are likely formed. These are less
dense and have more “open” structures than the most stable α-Al2O3
80.
Given that the formation of this interfacial layer could contain elemental Si and an unde-
fined phase of Al2O3, it would be beneficial to eliminate the interfacial layer. Heterostructure
2 introduces an intermediate ALD-grown Al2O3 layer, changing the constituents of the ox-
ide/metal interface as compared to heterostructure 1. It would be expected that the interface
layer is reduced because the Al2O3 is stable and there is no reason for the Al to be oxidized.
Figure 8b shows a TEM image of this heterostructure. As compared to heterostructure 1
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FIG. 8. HR-TEM images of all three heterostructures. (H1) Interaction of metal and oxide at the
interface creates an oxide of undefined stoichiometry between the Al and SiO2. A slight curvature
is observed where the Al “eats” into the SiO2. (H2) ALD-grown Al2O3, with the Al electrode
evaporated to be 36 nm thick, followed by Al/Pd (10 nm/60 nm thick). Interaction of Al with
Al2O3 leads to an increased oxide layer thickness of 5 nm, directly under the electrode. (H3) Pd
electrodes show no oxide layer. No contrast difference visible between Al2O3 grown with ALD at
100 ◦C and 250 ◦C.
the same surrounding oxide layer is observed. However, the interfacial layer has instead
increased to d ≈ 5 nm. It could be that the Al2O3 underlayer is able to transport oxygen
efficiently, or the electron affinity of Al allows for easier dissociation than for SiO2, combined
with a diffusion process.
The third and final heterostructure supplants Al for Pd, and utilizes the ALD-grown
Al2O3 intermediate layer. It is immediately visible in Figure 8c that there is no more
surrounding oxide layer, perhaps because Pd knows no native oxide. The contrast of the Pd
with the surrounding Al2O3 indicates that there is a negligible transition layer.
C. Morphology
In the end, quantum dot formation will be determined by the shape, size, and layout of
the gate electrodes. Therefore, as a final category we will discuss the morphology of the
heterostructure. We will discuss effects related to the morphology of the heterostructure.
The shape of the structures as they interact with temperature and electric field, change the
potential landscape that influences quantum dot formation.
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1. Thermally induced non-uniform strain
Strain is an important parameter in MOSFETs and has been used to manipulate mo-
bility for better performance in e.g. finFETs81,82. Recently it has come to light that the
morphology of the gate structure, together with differing thermal expansion coefficients, can
lead to local strain in the heterostructure.35
The argument for this is as follows. Measurement of quantum dot devices is nearly always
done at cryogenic temperatures. The expansion coefficient of each material is different, and
thus each material contracts at a different rate. The resulting situation for a simple case
of a metal gate electrode on a semiconductor material is sketched in Figure 1 of Ref.35. At
room temperature the materials can be considered nearly stress free, however when cooling
down to cryogenic temperatures the metal will contract more than the substrate, causing
compressive strain in the substrate. The strain modulates the CB/VB on both ends of
the metal gate, effecting a change in potential at these locations. The created potential
confines carriers, and an unwanted quantum dot is created. Mitigating this effect, should
one chose to, can be achieved by choosing metals with an expansion coefficient comparable
to the substrate. In the case of Si, poly-Si would be ideal. Alternatively, the distance to
the substrate by adding more layers in between electrode and substrate could be increased.
This would allow more relaxation of stress.
Let us again evaluate the consequences of this effect in our three heterostructures. Het-
erostructure 1 utilizes Al as a gate electrode material, which has one of the biggest thermal
expansion coefficients. It is separated from the Si by only 8 nm of SiO2. One can thus
expect that the effect will be biggest in this heterostructure.
Because the gate electrode layer is separated by an additional Al2O3 layer in heterostruc-
ture 2, it is expected that strain is relieved more before reaching the Si. As discussed,
mitigating the effect can also be accomplished by changing the electrode material. Pd has
an expansion coefficient nearly twice as small as Al. It is expected that among the three het-
erostructures, H3 has the least local strain, firstly because the gate-electrode/Si separation
increases by the Al2O3 layer and secondly it uses Pd as an electrode material.
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2. Unintentional dielectric dots
Another morphology effect, concerns the interaction with the electric field, and is also
related to the formation of unintentional quantum dots.
In all heterostructures the first electrode layer is separated by a dielectric from the second
electrode layer. This has the consequence that, when applying a voltage to the second
covering electrode layer, the electric field gradient is smaller because it has to traverse more
dielectric. This results in a potential that is slightly different at the sides of the first layer
electrode. Figure 9 depicts this schematically with the lead gate having a “line of sight”
to the semiconductor material. Along this line of sight the amount of dielectric material is
larger. A simple simulation of this effect is shown in Figure 10. Here the resulting potential
is shown (1 nm below the SiO2 dielectric) as a function of difference in voltage on the lead
and barrier gate. The resulting potential deviates from the ideal tunnel barrier potential
on the order of mV when the voltage on the lead and barrier electrode is equal. This could
lead to the formation of an unintentional quantum dot.
AlO
x
Al
SiO
2
d
Line of sight
Al lead
interfacial AlO
x
FIG. 9. Schematic cross-section of barrier- and lead-electrode. The line of sight for electric field of
the lead-gate is schematically indicated.
3. Grains in aluminum
As discussed in section II, when evaporating thin films of metal an important parameter
is the grain size of the resulting polycrystalline film. Especially when, in evaporating later-
ally constricted electrodes, the grain size becomes comparable to the width of the defined
electrodes. This will result in an edge of the film which is rough along the line definition.
An example of this for Al is given in Figure 11b. As in all other mechanisms described
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FIG. 10. Simulation of a dielectric dot. (a) Geometry of simulation. (b) Attenuation of the local
applied electric field by an increased volume of dielectric on either side of the gate electrode as a
function of the difference in voltage on lead- and barrier-electrode.
(a)
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50 nm
FIG. 11. Grains in aluminum. (a) Depiction of the direction of temperature-induced strain in a
polycrystalline film. (b) AFM image of electrodes made from aluminum, electron-beam evaporated
36 nm thick. Grain-like features on the order of 50 nm are observed
previously, the resulting potential will thus also be rough. It has been shown that roughness
can lead to localization of a quantum dot83. Another mechanism which could be conceived
is that the differently oriented strain in separate grains could modulate the electrochem-
ical potential via the thermally induced strain mechanism described previously. This is
schematically depicted in Figure 11a.
IV. THE ANNEALING PROCESS
Elimination and passivation of defects at the Si/SiO2 interface is commonly achieved by
annealing in a H2/N2 environment.
23
The passivation process for Pb centers is governed, in the naive case, by
Pb+H2
ka
PbH+H (3)
PbH
kd
Pb+H (4)
with associated activation energies Ea = 1.5(4) eV and Ed = 2.83(3) eV
84. The rates
of passivation ka and depassivation and kd are determined by temperature, through the
Arrhenius expression k ∝ e−Ea/RT . The rates of the passivation and depassivation reaction
lead to an equilibrium of the defect density. There is thus an optimum temperature at which
the passivation process is most effective.
In this work we use ALD-grown Al2O3 to passivate our heterostructure. The process is
done in two steps, with the growth of Al2O3 taking place at Tdep, and a separate annealing
step done at Tann.
The existence of hydrogen in ALD-grown oxide was shown through the use of deuterated
water as a precursor.34 Studying the depth profile of the deuterium, it was determined that
the concentration in the Al2O3 was reduced, while the content of deuterium in the SiO2
and at the Si/SiO2 interface showed a sharp increase, indicating the deuterium was being
consumed in a passivation process.
The degree of passivation is determined by two factors. The first is the oxide growth
temperature Tdep, which determines the density of the oxide, and its hydrogen content. The
optimum Tdep for passivation is reached when the effusion of hydrogen, controlled by the
density of the oxide, is minimized, while the amount of hydrogen present is kept sufficient
to passivate all dangling bonds in the annealing step that follows.
The second factor controlling the degree of passivation is the annealing temperature
Tann. Besides determining the final equilibrium defect density, Tann also determines how
quickly this is reached. The best annealing temperature was previously determined to be
400 ◦C85. Using this process, defect densities as low as 1× 1011 cm−2 have been reported.86
The activation energy for passivation has been shown for ALD-grown Al2O3 to be Ea =
1.2(5) eV.
The ambipolar design of our heterostructures allows us to illustrate this process and
its effects quite nicely in the effects on the threshold voltages VTh. Figure 12 shows the
current-voltage characteristics of a device with a heterostructure 2 design, with a single
Al accumulation gate. The sample was measured once, before covering it in ALD-grown
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Al2O3 with Tdep. It was then annealed at Tann ≈ 300 ◦C in Ar ambient for 45 minutes, and
measured again.
It can be seen that VTh is reduced for both the hole and electron-operation regime after
annealing. The absolute voltage decrease of VTh between the hole and electron-regime is
related to the decrease in Pb centers, which are amphoteric defects capable of storing both
negative and positive charge. The layer of Pb centers can thus be seen as an extra capacitor
in series with the dielectric.
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FIG. 12. Current-voltage relation of a device as function of voltage on all electrodes VG, both
before and after annealing a device of the H1 heterostructure in the hole and electron operation
regime. VSD = 1 mV, T ≈ 4 K
V. DISCUSSION AND CONCLUSION
We have reviewed the many effects that can occur in heterostructures relating to quantum
dot formation, and have identified effects pertaining to three categories: Materials, interfaces
and morphology.
The planar quantum dot architecture first introduced by Angus et al.28 (H1) has been
very successful.8,87 Further optimization and expansion of this approach therefore bodes very
well for the future. We have identified several areas where improvements can be made.
Firstly, we have observed that the ability to passivate defects at the Si/SiO2 interface
through annealing hinges primarily on the prevention of dewetting at higher temperatures.
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In this way, introduction of an ALD-grown Al2O3 layer (H2) improves upon the Angus
design. This kills two birds with one stone as it prevents dewetting, and enables the annealing
of defects using (at least) the hydrogen present inside the grown film.
Unexpectedly however, an increase of the oxide layer directly beneath the Al electrode is
observed. We postulate this might be due to an enhanced solubility of Al as compared to
Si, or an oxygen diffusion process, which would be more efficient in Al2O3. The ability to
anneal these devices now allows very well defined quantum dots up to 180 nm in length73.
Supplanting Al by Pd as the electrode material in H3 prevents the formation of an
interfacial layer between the Pd and the Al2O3, as can been seen in TEM images. Pd would
reduce temperature-induced strain, since its expansion coefficient is less than that of Al. It
is unclear how and if the polycrystalline nature of Pd differs from Al, which could play a
role in strain-related unintentional quantum dots. We have measured many devices with Pd
gates, resulting in reproducible low-disorder quantum dots21.
A remaining issue is the fixed-charge present in the ALD-grown Al2O3. This can be
a nuisance for quantum dot formation, since it induces a 2DHG, even in areas where no
electrodes are present. It can however also be used in creating depletion dots20.
Further optimization might include material such as poly-Si or TiN as an electrode ma-
terial, which are amorphous materials, and therefore either have a non-uniform or reduced
temperature-induced strain. The creation of an abrupt, atomically flat Si/SiO2 interface
could also improve the reliability of quantum dot formation.
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